|
HKUST Institutional Repository >
Electronic and Computer Engineering >
ECE Master Theses >
Please use this identifier to cite or link to this item:
http://hdl.handle.net/1783.1/4280
|
| Title: | Vertically stacked silicon nanowire : fabrication and characterization |
| Authors: | Ng, Ricky Ming Yin |
| Issue Date: | 2008 |
| Abstract: | In this study, a method to fabricate vertically stacked SiNW from bulk-Silicon technology is demonstrated. Multiple stacked SiNW with diameters down to 10nm are successfully fabricated by utilizing the 0.5um process at the Nano Fabrication Facility combined with the Bosch cycle-Inductively Couple Plasma (ICP) etch system and time-controlled thermal oxidation. It is shown that the silicon pillar with sub-100nm scalloped sidewall roughness after ICP etch and oxidation conditions are the major processing parameters in forming successful stacked SiNW. A physical based stress analytical study combined with Deal-Grove model based simulation is performed to extend the optimization and process repeatability on the cross-section evolution stacked SiNW. A process characterization on ICP etching on scalloped pillar which control the final core shapes also performed to model the sidewall on the effect. Based on the analytical and empirical results, a method to fabricate vertically stacked SiNW transistor is proposed by using the available equipments at HKUST. |
| Description: | Thesis (M.Phil.)--Hong Kong University of Science and Technology, 2008
xii, 63 leaves : ill. ; 30 cm
HKUST Call Number: Thesis ECED 2008 Ng |
| URI: | http://hdl.handle.net/1783.1/4280 |
| Appears in Collections: | ECE Master Theses
|
Files in This Item:
| File |
Description |
Size | Format |
|---|
| th_redirect.html | | 0Kb | HTML | View/Open |
|
All items in this Repository are protected by copyright, with all rights reserved.
|
