Please use this identifier to cite or link to this item:

A technology-independent placement methodology for analog circuits

Authors Wong, Wai-chee
Issue Date 1998
Summary An automatic placement system with emphasis on technology independent methodology and device matching consideration for analog layout design is presented. A novel optimization approach based on circuit partitioning, simulated annealing and branch-and-bound algorithm is proposed to solve the placement problem. The move set used to generate perturbations for annealing is capable of arriving at any topological placement. The branch-and-bound is modified to take circuit performance into consideration. Results of seveal silicon proven designs generated by the system demonstrate an 8X cycle time reduction as compared to a manual approach.
Note Thesis (M.Phil.)--Hong Kong University of Science and Technology, 1998
Language English
Format Thesis
Access View full-text via DOI
Files in this item:
File Description Size Format
th_redirect.html 345 B HTML
Copyrighted to the author. Reproduction is prohibited without the author’s prior written consent.